>DRAM Timing:
Enhance Data transmitting........... - Normal
Enhance Addressing.................. - Normal
T2 Dispatch......................... - Disabled
>Clock Setting Fine Delay Press Enter:
DLL And RCOMP Settings.............. - Manual
Ch1 Dram Defaul Skew................ - Model 3
Ch2 Dram Defaul Skew................ - Model 3
RCOMP Settings...................... - Model 1
Fine Delay Step Degree.............. - 70ps
Ch1 Clock Crossing Setting.......... - Relaxed
DIMM1 Clock Fine Delay.............. - Current[1346ps]
DIMM2 Clock Fine Delay.............. - Current[1346ps]
Ch1 Control0 Fine Delay............. - Current[166ps]
Ch1 Control1 Fine Delay............. - Current[166ps]
Ch1 Control2 Fine Delay............. - Current[124ps]
Ch1 Control3 Fine Delay............. - Current[110ps]
Ch1 Command Fine Delay.............. - Current[262ps]
Ch2 Clock Crossing Setting.......... - Relaxed
DIMM3 Clock Fine Delay.............. - Current[1346s]
DIMM4 Clock Fine Delay.............. - Current[1346ps]
Ch2 Control0 Fine Delay............. - Current[14ps]
Ch2 Control1 Fine Delay............. - Current[56ps]
Ch2 Control2 Fine Delay............. - Current[0ps]
Ch2 Control3 Fine Delay............. - Current[0ps]
Ch2 Command Fine Delay.............. - Current[110ps]
Ch1 Ch2 Common Clock Setting........ - Relaxed
Ch1 RDCAS GNT-Chip Delay............ - Auto
Ch1 WRCAS GNT-Chip Delay............ - Auto
Ch1 Command To CS Delay............. - Auto
.
Ch2 RDCAS GNT-Chip Delay............ - Auto
Ch2 WRCAS GNT-Chip Delay............ - Auto
Ch2 Command To CS Delay............. - Auto
Flex Memory Mode.................... - Auto
CAS Latency Time (tCL).............. - 5
RAS# to CAS# Delay (tRCD)........... - 5
RAS# Precharge (tRP)................ - 5
Precharge Delay (tRAS).............. - 15
All Precharge to Act................ - Auto
REF to ACT Delay (tRFC)............. - 52
Performance Level................... - 10
//lass den Rest mal auf Auto
![David[-_-]b](/data/avatars/m/4/4201.jpg?1586942393){kind=avatar}
